L Number	Hits	Search Text	DB	Time stamp
_	4 4	processor near2 pld	USPAT	2004/08/30
-	2	6446242.pn.	USPAT; US-PGPUB; EPO; JPO; DERWENT;	13:58 2004/08/30 11:03
_	239	(processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (non\$1volatile memory) near4 (PLD\$1 PAL\$1 FPLA\$1 CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)	IBM_TDB USPAT	2004/08/30 14:56
-	6	5.ab.	USPAT	2004/08/30
_	6	5.clm.	USPAT	2004/08/30
_	74	(processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (non\$1volatile memory) near4 (PLD\$1 CPLD\$1 EPLD\$1 EEPLD\$1)	USPAT	2004/08/30 14:20
_	56		USPAT	2004/08/30 14:22
_	51	((processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (non\$1volatile memory) near4 (PLD\$1 CPLD\$1 EPLD\$1 EEPLD\$1)) same program\$4	USPAT	2004/08/30 14:49
-	1	6023570.pn.	USPAT	2004/08/30 14:24
-	4	<pre>(((processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (non\$1volatile memory) near4 (PLD\$1 CPLD\$1 EPLD\$1 EEPLD\$1)) same program\$4) same integrat\$3</pre>	USPAT	2004/08/30 14:50
-	2	integrat\$3 near4 (processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (((non\$1volatile flash) near2 memory) EPROM EEPROM) near4 (PLD\$1 PAL\$1 FPLA\$1 CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)	USPAT	2004/08/30 15:03
_	0	((processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (((non\$1volatile flash) near2 memory) EPROM EEPROM) near4 (PLD\$1 PAL\$1 FPLA\$1 CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)) same (single near2 packet)	USPAT	2004/08/30 15:02
	0	built\$1in near4 (processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (((non\$1volatile flash) near2 memory) EPROM EEPROM) near4 (PLD\$1 PAL\$1 FPLA\$1 CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)	USPAT	2004/08/30 15:03
-	42	(processor micro\$1processor micro\$1controller dsp (digital near2 signal near2 processor)) near4 (((non\$1volatile flash) near2 memory) EPROM EEPROM) near4 (PLD\$1 PAL\$1 FPLA\$1 CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)	USPAT	2004/09/01 17:20
_	1	6538468.pn.	USPAT	2004/08/30 15:17

			•	
_	1	6452417.pn.	USPAT	2004/08/30
				15:18
_	1	6690224.pn.	USPAT	2004/08/30
	_	000000000000000000000000000000000000000		15:18
_	1	((integrat\$3 adj circuit) "IC") near6	USPAT	2004/09/01
_	1	(processor micro\$1processor	35277	17:23
		(processor micropiprocessor		
		micro\$1controller dsp (digital near2		
		signal near2 processor)) near4		
		(((non\$1volatile flash) near2 memory)		
		EPROM EEPROM) near4 (PLD\$1 PAL\$1 FPLA\$1		
	ļ	CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)		
_	227	((integrat\$3 adj circuit) "IC") same	USPAT	2004/09/01
		(processor micro\$1processor		17:24
		micro\$1controller dsp (digital near2	ŀ	
İ		signal near2 processor)) same		
		(((non\$1volatile flash) near2 memory)		
		EPROM EEPROM) same (PLD\$1 PAL\$1 FPLA\$1		
		CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)		1
	1	3.ab.	USPAT	2004/09/01
-	1	J.ab.	OSTAL	17:24
	_		USPAT	2004/09/01
-	1	3.clm.	USPAI	17:26
_	20		USPAT	2004/09/01
		(processor micro\$1processor		17:26
		micro\$1controller dsp (digital near2		1
		signal near2 processor)) same		
		(((non\$1volatile flash) near2 memory)		
		EPROM EEPROM) same (PLD\$1 PAL\$1 FPLA\$1		
		CPLD\$1 EPLD\$1 EEPLD\$1 LCA\$1 FPGA\$1)) and		
		710/\$.ccls.		
L.,	l	710/9:0010:	_1	